We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!


AR# 54177

2012.4 Vivado Implementation: Automatic insertion of BUFG on high fanout reset signals


The feature "Automatic insertion of BUFG in Vivado implementation on high fanout reset signals" is specified in the IRN (http://www.xilinx.com/support/documentation/sw_manuals/xilinx2012_4/irn.pdf ) on page 10.

  1. What is the fanout value after which the tool automatically inserts the BUFG?
  2. Can this threshold value be changed, and if yes, how?


1. The BUFG insertion on high fanout reset nets occurs during opt_design and depends on the following criteria:

  • Fanout greater than 50,000 set/reset loads where load pins are either R, S or clear or the load pin has attribute IS_CLEAR or IS_PRESET.
  • Design contains <= 12 BUFGs.

 2. The threshold is configurable with the following parameter:

set_param logicopt.thresholdBUFGinsertHFN value

The BUFG insertion can be disabled with the following parameter:

set_param logicopt.enableBUFGinsertHFN no 

AR# 54177
日期 03/23/2015
状态 Active
Type 综合文章
  • Virtex-7
  • Kintex-7
  • Vivado Design Suite - 2012.4