UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 54190

Design Advisory for Zynq-7000 AP SoC, APU - L2 cache Operation Requires Programming of the slcr.L2C_RAM Register

Description

For proper L2 cache operation, the user code must program the slcr.L2C_RAM register (address 0xF800_0A1C) to the value of 0x0002_0202 before enabling the L2 cache. The reset value (0x0001_0101) might cause, very infrequently, the L2 cache to return invalid data.

解决方案

It is up to the user code (FSBL or other user code) to set the slcr.L2C_RAM register to the value 0x0002_0202 before enabling the L2 cache.
Note: The L2 cache is disabled after reset and is not enabled by the BootROM.

Instructions for Xilinx EDK/SDK releases 14.4:

  1. Download the ZIP file at the end of this answer record.
  2. Extract the boot.s file to the Xilinx EDK/SDK installation directory (e.g., C:\Xilinx\14.4\ISE_DS\EDK).
  3. Verify that the boot.s file was written into the gcc directory (e.g., C:\Xilinx\14.4\ISE_DS\EDK\sw\lib\bsp\standalone_v3_08_a\src\cortexa9\gcc).

 

Affected systems: All systems using SDK 14.4 or earlier versions.

Resolution: This patch is scheduled to be integrated into a future SDK release. The register write can be added to any previous version of the software.

Note: The slcr.l2C_RAM register was previously reserved. It is added in the Zynq-7000 AP SoC Technical Reference Manual (TRM) v1.5 as "Reserved".

Attachments

文件名 文件大小 File Type
ar54190.zip 5 KB ZIP

链接问答记录

主要问答记录

Answer Number 问答标题 问题版本 已解决问题的版本
47915 Zynq-7000 AP SoC 器件的设计咨询主答复记录 N/A N/A
AR# 54190
创建日期 02/13/2013
Last Updated 03/28/2013
状态 Active
Type 设计咨询
器件
  • Zynq-7000