We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 54283

2013.2 Vivado - Vivado interprets EDIF netlist keywords as case sensitive


When reading in or processing an EDIF source file, Vivado tool incorrectly interprets keywords as case sensitive.

In most cases, this will lead to a failure to read the source, invalid EDN message, or in unrecognized modules.

In the following example, the error message does not seem directly related to the cause.

Example:  When I run a write_checkpoint command, I run into the following error: 

link_design: Time (s): cpu = 00:00:46 ; elapsed = 00:00:47 . Memory (MB): peak = 1127.871 ; gain = 980.168
ERROR: [Netlist 29-38] Cellview 'my_wrapper' in library 'WORK' instantiates cellview 'my_mod' in library 'work' leading to circular dependency.


The root of the issue is that Vivado tool is case sensitive when processing EDIF netlists, which should be fixed in a future release.
The workaround is to edit the EDIF and replace keywords with lower case values. In the example above, changing all 'work' libraries to 'WORK' resolves the issue.
AR# 54283
日期 06/17/2013
状态 Active
Type 已知问题