UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 54332

Virtex-7, Vivado SIOD - GTH 2.01 fails timing using the example design

Description

If using a Vivado Serial I/O Debug (SIOD) 2.01 core for a GTH on a Virtex 7 X980T 1926-2L, timing errors are seen in the example design when the following settings are selected:

  • 1 quad (quad 217), running at 11.2 Gb/s, 32-bit data, using the quad PLL
  • QUAD 217 REFCLK1 at 175 MHz
  • Channel 0 TXUSRCLK source
  • No external system clock

解决方案

This is a known issue and will be fixed in a future revision of the tools.
AR# 54332
创建日期 02/28/2013
Last Updated 02/28/2013
状态 Active
Type 综合文章
器件
  • Virtex-7
Tools
  • Vivado - 2012.4
IP
  • ChipScope Pro IBERT for 7 Series GTH