UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 54448

LogiCORE IP AXI Video Direct Memory Access - Release Notes and Known Issues for Vivado 2013.1 and newer tool versions

Description

This answer record contains the Release Notes and Known Issues for the AXI Video Direct Memory Access Core and includes the following:

  • General Information
  • Known and Resolved Issues
  • Revision History

This Release Notes and Known Issues Answer Record is for the core generated in Vivado 2013.1 and newer tool versions.
Please reference XTP025 - IP Release Notes Guide for past known issue logs and ISE support information.

LogiCORE AXI Video Direct Memory Access Core IP Page:

http://www.xilinx.com/content/xilinx/en/products/intellectual-property/axi_video_dma.html

解决方案

General Information

Supported devices can be found in the following three locations:

For a list of new features and added device support for all versions, see the Change Log file available with the core in Vivado design tools.

Version Table

This table correlates the core version to the first Vivado design tools release version in which it was included.

Core
Version
Vivado Tools
Version
v6.2 (Rev. 2) 2014.3
v6.2 (Rev. 1) 2014.2
v6.2 2014.1
v6.1 (Rev. 1) 2013.4
v6.1 2013.3
v6.0 (Rev 1) 2013.2
v6.0 2013.1


General Guidance

The table below provides Answer Records for general guidance when using the LogiCORE AXI Video Direct Memory Access core.

Answer Record Title
(Xilinx Answer 66493) How to get an interrupt at the end of a frame?
(Xilinx Answer 60895) How does the VDMA pack and unpack data if the AXI4-Stream write (S2MM) and read (MM2S) are different widths?
(Xilinx Answer 59413) Occasional AXI Lite Failures
(Xilinx Answer 58158) Core not transferring data when used in a processor-less IPI system
(Xilinx Answer 54878) Throughput/Bandwidth limitations
(Xilinx Answer 55218) Horizontal shear/shift in output video
(Xilinx Answer 55221) Low frame rate/choppy video
(Xilinx Answer 53281) Recommendations for handling FSYNC


Known and Resolved Issues

The following table provides known issues for the AXI Video Direct Memory Access core, starting with v6.0, initially released in the Vivado 2013.1 tool.

Note: The "Version Found" column lists the version the problem was first discovered. The problem might also exist in earlier versions, but no specific testing has been performed to verify earlier versions.

Answer Record Title Version
Found
Version
Resolved
(Xilinx Answer 56989) FAILURE : Behavioral models do not support built-in FIFO configurations v6.0 N/A
(Xilinx Answer 56623) S2MM_TREADY stays deasserted in my IPI design v6.0 Rev 1 v6.1
(Xilinx Answer 55183) Post-synthesis netlist simulation errors targeting defense grade and/or low power devices v6.0 v6.0 Rev 1


Revision History

01/29/2016 Added (Xilinx Answer 66493).
09/09/2014 Added v6.2 (Rev. 2) to the version table. Added (Xilinx Answer 59413).
08/18/2014 Added v6.1 (Rev. 1), v6.2, and v6.2 (Rev. 1) to the version table. Added (Xilinx Answer 60895).
10/28/2013 Added (Xilinx Answer 58158).
10/23/2013 Added v6.1 to the version table.
04/03/2013 Initial release.

链接问答记录

子答复记录

相关答复记录

Answer Number 问答标题 问题版本 已解决问题的版本
47654 AXI Video Direct Memory Access (VDMA) - Release Notes and Known Issues N/A N/A
61625 Video IP Example Design Landing Page N/A N/A
AR# 54448
创建日期 02/22/2013
Last Updated 02/01/2016
状态 Active
Type 版本说明
Tools
  • Vivado Design Suite - 2013.1
  • Vivado Design Suite - 2013.2
  • Vivado Design Suite - 2013.3
IP
  • AXI Video Direct Memory Access