This answer record contains the Release Notes and Known Issues for the Zynq UltraScale+ VCU SYNC IP and includes the following:
Zynq UltraScale+ VCU SYNC IP Page:
Please seek technical support via the Video Board. The Xilinx Forums are a great resource for technical support.
The entire Xilinx Community is available to help here, and you can ask questions and collaborate with Xilinx experts to get the solutions you need.
Supported Devices can be found in the following three locations:
Note: the Zynq UltraScale+ VCU SYNC IP is only supported for Zynq UltraScale+ VCU Applications (H.264/H.265 Video Codec Unit) in the Zynq UltraScale+ EV parts.
For a list of new features and added device support for all versions:
Table 1: Version Table
This table correlates the core version to the first Vivado design tools release version in which it was included.
|Core Version||Vivado Tools Version||IP Changelog||IP Patches|
|v1.0 (Rev. 2)||2019.2||(Xilinx Answer 72923)|
|v1.0 (Rev. 1)||2019.1||(Xilinx Answer 72242)|
|v1.0||2018.3||(Xilinx Answer 71806)|
|Article Number||Article Title|
Known and Resolved Issues
The following table provides known issues for the Zynq UltraScale+ VCU SYNC IP, starting with v1.0, initially released in Vivado 2018.3.
Note: The "Version Found" column lists the version where the problem was first discovered.
The problem might also exist in earlier versions, but no specific testing has been performed to verify earlier versions.
Table 3: IP
|Article Number||Article Title||Version Found||Version Resolved|
Table 4: Software
|Article Number||Article Title||Version Found|
|11/19/2019||Added v1.0 (Rev. 1) v1.0 (Rev. 2) to the Version Table|