UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 54521

LogiCORE IP Defective Pixel Correction - Release Notes and Known Issues for Vivado 2013.1 and newer tool versions

Description

This answer record contains the Release Notes and Known Issues for the LogiCORE IP Defective Pixel Correction core and includes the following:

  • General Information
  • Known and Resolved Issues
  • Revision History

This Release Notes and Known Issues Answer Record is for the core generated in Vivado 2013.1 and newer tool versions.
Please reference XTP025 - IP Release Notes Guide for past known issue logs and ISE support information.

LogiCORE IP Defective Pixel Correction core IP Page:
http://www.xilinx.com/content/xilinx/en/products/intellectual-property/ef-di-def-pix-corr.html

Note: Not recommended for new designs. The core is removed from IP catalog as of 2014.1. Please contact Xylon, our IP partner, for solutions related to defective pixel correction.

解决方案

General Information

Supported devices can be found in the following locations:

For a list of new features and added device support for all versions, see the Change Log file available with the core in Vivado design tools.

Version Table

This table correlates the core version to the first Vivado design tools release version in which it was included.

Core
Version
Vivado Tools
Version
v7.0 (Rev. 3) 2013.4
v7.0 (Rev. 2) 2013.3
v7.0 (Rev. 1) 2013.2
v7.0 2013.1


General Guidance

The table below provides answer records for general guidance when using the LogiCORE IP Defective Pixel Correction core.

Answer Record Title
N/A N/A



Known and Resolved Issues

The following table provides known issues for the LogiCORE IP Defective Pixel Correction core, starting with v7.0, initially released in Vivado 2013.1.

Note: The "Version Found" column lists the version the problem was first discovered. The problem might also exist in earlier versions, but no specific testing has been performed to verify earlier versions.

Answer Record Title Version Found Version Resolved
(Xilinx Answer 59494) No video passes through when debug features are enabled v7.0 N/A
(Xilinx Answer 58423) Why do I get a rresp=0x2 slave error, when trying to read register address 0x120? v6.01.a v6.01.a
(Xilinx Answer 57773) Why does the TREADY stall when using the TEST_PATTERN or BYPASS options available in some of the Video IP when the Include Debug Features option is enabled at generation? v6.01.a N/A
(Xilinx Answer 52215) Why does my core fail timing with a Critical Warning? v6.01.a v7.0 (Rev. 2)
(Xilinx Answer 56274) Vivado 2013.2 Multimedia Video and Imaging - How do I properly constrain the Video IP in my design? v7.0 v7.0 (Rev. 2)
(Xilinx Answer 55980) Why do I see write failures on the AXI4-Lite bus, when the AXI4-Stream clock is at a different frequency than the AXI4-Lite interface clock? v7.0 v7.0 (Rev. 1)


Revision History
09/09/2014 - Added (Xilinx Answer 59494).
04/16/2014 - Note: Not recommended for new designs. The core is removed from IP catalog as of 2014.1. Please contact Xylon, our IP partner, for solutions related to defective pixel correction.
11/18/2013 - Added (Xilinx Answer 58423)
10/23/2013 - Added v7.0 (Rev. 2) to Version Table, (Xilinx Answer 57773) and updated Known and Resolved Issues table for 2013.3.
06/19/2013 - Added v7.0 (Rev. 1) to Version Table, (Xilinx Answer 56274), (Xilinx Answer 55980)
04/03/2013 - Initial release

链接问答记录

主要问答记录

Answer Number 问答标题 问题版本 已解决问题的版本
56852 Xilinx Multimedia, Video and Imaging Solution Center - Top Issues N/A N/A

子答复记录

相关答复记录

Answer Number 问答标题 问题版本 已解决问题的版本
61625 Video IP Example Design Landing Page N/A N/A
AR# 54521
创建日期 02/24/2013
Last Updated 11/10/2014
状态 Active
Type 版本说明
Tools
  • Vivado Design Suite - 2013.1
IP
  • Defective Pixel Correction