UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 54627

2013.x Vivado-Timing - report_clocks generate duplicate clocks in the report

Description

When I execute the Tcl command report_clocks, the tool reports duplicate clocks.

For example, the derived constraint on pll output (pll0) is reported twice as:


  1. CLK_OUT1_my_pll0
  2. CLK_OUT1_my_pll0_1
     



In reality, the signal CLK_OUT1_my_pll0_1 does not exist.

Also I do not see this constraint in the timing analysis.

What is the reason behind this?

解决方案

This is a reporting error which is scheduled to be fixed in the next major release.

Until then, you can safely ignore this error.
AR# 54627
创建日期 02/28/2013
Last Updated 08/26/2014
状态 Active
Type 综合文章
Tools
  • Vivado Design Suite - 2012.4
  • Vivado Design Suite - 2013.1
  • Vivado Design Suite - 2013.2