UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 54642

Soft Error Mitigation IP Core - Release Notes and Known Issues for Vivado 2013.1 and newer tool versions

Description

This answer record contains the Release Notes and Known Issues for the Soft Error Mitigation Core and includes the following:

  • General Information
  • Known and Resolved Issues
  • Revision History

This Release Notes and Known Issues Answer Record is for the core generated in Vivado 2013.1 and newer tools.

Please reference XTP025 - IP Release Notes Guide for past known issue logs and ISE support information.

This release notes does not include Virtex-6, or Spartan-6 because these devices are supported in ISE tool only.

For the release notes of SEM IP targeting UltraScale devices, please reference (Xilinx Answer 63609) UltraScale Soft Error Mitigation Controller - Release Notes


LogiCORE Soft Error Mitigation Core IP Page:

http://www.xilinx.com/content/xilinx/en/products/intellectual-property/sem.html

解决方案

General Information

Supported Devices can be found in the following three locations:

For a list of new features and added device support for all versions, see the Change Log file available with the core in Vivado design tools.

Version Table

This table correlates the core version to the first Vivado design tools release version in which it was included.

Core VersionVivado Tools Version
v4.0.02013.1
v4.0.12013.2
v4.0.22013.3
v4.1.02014.1
v4.1.12014.2
v4.1.22014.3
v4.1.32014.4
v4.1.42015.1
v4.1.52015.3
v4.1.62016.2
v4.1.72016.3

General Guidance

The table below provides answer records for general guidance when using the LogiCORE IP Soft Error Mitigation core.

Answer RecordTitle
(Xilinx Answer 42103)Soft Error Mitigation Controller - Frequently Asked Questions
(Xilinx Answer 54460)How to use SEM v4.0 with Vivado Lab Tools 2013.1
(Xilinx Answer 47291)Soft Error Mitigation Controller - Example Design XDC Pin out Constraints for the VC707 and KC705 Boards
(Xilinx Answer 51043)Soft Error Mitigation (SEM) IP - SEM IP Core fails to initialize when configuration is done through Digilent programming solution
(Xilinx Answer 58045)Soft Error Mitigation Controller How do you optimally set the pblock size?
(Xilinx Answer 58046)Soft Error Mitigation Controller - (PG036) Updates for v4.0 rev 2 Release
(Xilinx Answer 57409)Virtex-7 SSIT devices ICAP access limitation
(Xilinx Answer 62337)Soft Error Mitigation 7 Series and Zynq-7000 Support for Bitstream Encryption and Authentication
(Xilinx Answer 62338)Soft Error Mitigation Recommendation on use of BUFGCE for clocking SEM IP
(Xilinx Answer 65402)Soft Error Mitigation (SEM) IP - When performing error injection into configuration memory high performance interfaces may experience bit errors.
(Xilinx Answer 66975)Zynq 7000 - Switching between ICAP and PCAP Recommendations
(Xilinx Answer 67180)Can SEM support clock frequencies lower than 8 MHz?
(Xilinx Answer 61241)Soft Error Mitigation IP Guidance for testing with error injection
(Xilinx Answer 65539)Soft Error Mitigation IP - What is the valid range of addresses for error injection by LFA targeting Virtex-6, 7 Series, and Zynq-7000 devices?
(Xilinx Answer 67337)7 Series -SEM IP - How to use the SEM IP error report to look up bit error locations using essential bit data in an EBD file?
(Xilinx Answer 67941)Soft Error Mitigation Controller - PG036 Updates for v4.1.7 Release (2016.3)


Known and Resolved Issues

The following table provides known issues for the Soft Error Mitigation core, starting with v4.0, initially released in Vivado 2013.1.

For previous version Known Issues, see (Xilinx Answer 44541).

Note: The "Version Found" column lists the version the problem was first discovered.

The problem might also exist in earlier versions, but no specific testing has been performed to verify earlier versions.

Answer RecordTitleVersion FoundVersion Resolved
(Xilinx Answer 67939)Soft Error Mitigation IP - Location of the makedata.tcl file changed since 2016.32016.3no Fix
(Xilinx Answer 67055)Vivado 2016.1 - 7 Series / Zynq-7000 - Soft Error Mitigation IP generation issue2016.12016.2
(Xilinx Answer 47338)Soft Error Mitigation Controller - Vivado 2012.2 Place Error when using pblock constraints on Virtex-7 and Kintex-7 devices v3.2v4.0 rev2
(Xilinx Answer 56151)iMPACT, 7 series - When configuring SSIT devices, StartupClk must be set to JtagClk to avoid delay between the startup of SLRs v3.4v4.0 rev2
(Xilinx Answer 55299)v4.0 - Setup time violations on Artix-7 and Zynq-7000 devices with 100 MHz ICAP clock v4.0 rev0No Fix
(Xilinx Answer 55673)2013.1 write_bitstream - Bitstream masking issue affecting Readback CRC and SEM IP in designs using Virtex-7 FPGA GTH Articlev 4.0 rev0Vivado 2013.2 Non SSI
Vivado 2013.3 SSI only
(Xilinx Answer 55370)Soft Error Mitigation - V3.5 targeting SSI Device Articlev 4.0 rev0v4.0 rev1
(Xilinx Answer 58044)Soft Error Mitigation Controller XC7Z015 placer error when using correction by enhanced repair 2013.32013.4
(Xilinx Answer 58043)Soft Error Mitigation Controller Setup time violation if using SEM v4.0 rev 2 IP with error injection shim set to ChipScope v4.0 rev2v4.1.0
(Xilinx Answer 59793)Vivado 2013.4 - SEM_IP v 4.0 - No makedata.tcl file created 2013.42014.1
(Xilinx Answer 60055)IP Soft Error Mitigation Timing warning for the VIO core2014.1N/A
(Xilinx Answer 60056)IP Soft Error Mitigation makedata.tcl file listed in simulation source in Vivado tool2014.12014.2
(Xilinx Answer 60058)IP Soft Error Mitigation v4.1 Production support parts2014.12014.2
(Xilinx Answer 60059)IP Soft Error Mitigation Example Design exceeds physical I/O count of xc7z010 v4.1.0No Fix
(Xilinx Answer 62087)IP Soft Error Mitigation 7 series status_heartbeat specification2013.12014.4
(Xilinx Answer 65308)Soft Error Mitigation IP - 7 Series and Zynq-7000 Enhanced Repair initialization times are incorrect in (PG036) for select devices. (PG036) will be updated with the correct numbers in Vivado 2015.3.2013.12015.3


Revision History


04/03/2013Initial release
06/03/2013Revised with new issues
06/20/2013Revised for 2013.2
10/28/2013Revised for 2013.3
4/7/2014 Revised for 2014.1
10/3/2014 Revised for 2014.3
10/08/2015Revised for 2015.3

链接问答记录

子答复记录

Answer Number 问答标题 问题版本 已解决问题的版本
54460 Soft Error Mitigation Controller - How to use SEM IP with Vivado Lab Tools N/A N/A
55299 Soft Error Mitigation (SEM) v4.0 - Setup time violations on Artix-7 and Zynq-7000 devices with 100 MHz ICAP clock N/A N/A
55673 write_bitstream - Bitstream masking issue affecting Readback CRC and SEM IP in designs using 7 series GTs N/A N/A
47338 Soft Error Mitigation Controller – Vivado Place Error when using pblock constraints N/A N/A
56502 Soft Error Mitigation Controller v4.0: SSI makedata.tcl may return an error when targetting XC7VH580T N/A N/A
47291 Soft Error Mitigation Controller - Example Design XDC Pinout Constraints for the VC707 and KC705 Boards N/A N/A
51043 软错误防护 (SEM) IP — 在使用 Digilent 编程解决方案完成配置时,SEM IP 核无法初始化 N/A N/A
42103 Soft Error Mitigation Controller - Frequently Asked Questions N/A N/A
55370 55370 – Soft Error Mitigation – SEM IP cores in Vivado 2013.1 (or earlier) may fail to initialize in Virtex-7 SSI devices N/A N/A
56640 Soft Error Mitigation Controller IP - Production Status Notice N/A N/A
58046 Soft Error Mitigation Controller - (PG036) Updates for v4.0 rev2 Release N/A N/A
58045 Soft Error Mitigation Controller – How do you optimally set the pblock size? N/A N/A
58044 Soft Error Mitigation Controller – XC7Z015 placer error when using correction by enhanced repair N/A N/A
58043 Soft Error Mitigation Controller – Setup time violation if using SEM v4.0 rev 2 IP with error injection shim set to chipscope N/A N/A
60055 IP Soft Error Mitigation - Timing warning for the VIO core N/A N/A
60056 IP Soft Error Mitigation makedata.tcl file listed as simulation source in Vivado tool N/A N/A
60058 IP Soft Error Mitigation v4.1 Production support parts N/A N/A
60059 IP Soft Error Mitigation Example Design exceeds physical I/O count of xc7z010 N/A N/A
62337 Soft Error Mitigation 7 Series and Zynq-7000 Support for Bitstream Encryption and Authentication N/A N/A
62338 Soft Error Mitigation - Reccommendation on use of BUFGCE for clocking SEM IP N/A N/A
62087 IP Soft Error Mitigation 7-series status_heartbeat specification N/A N/A
65402 Soft Error Mitigation (SEM) IP - When performing error injection into configuration memory high performance interfaces may experience bit errors. N/A N/A

相关答复记录

Answer Number 问答标题 问题版本 已解决问题的版本
54733 Soft Error Mitigation Controller - Release Notes and Known Issues for ISE Versions 14.5 and later tools N/A N/A
AR# 54642
创建日期 02/28/2013
Last Updated 10/13/2016
状态 Active
Type 版本说明
器件
  • Virtex-7
  • Kintex-7
  • Artix-7
  • More
  • Zynq-7000
  • Spartan-7
  • Less
IP
  • Soft Error Mitigation