UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 54845

MIG 7 Series v1.8 - No instantiation template provided for VHDL version of the core

Description

Version Found: v1.8
Version Resolved: See (Xilinx Answer 45195)

No VHDL instantiation template (.vho file) is provided with MIG. In the CORE Generator tool, when the design entry is set to VHDL, only a verilog instantiation template (.veo) is generated.

解决方案

This is a known issue.

To work around this problem, use the instantiation in the example_top.vhd as a reference. The component declaration and instantiation for the user design can be copied directly from within example_top.vhd.

Revision History
04/03/2013 - Initial release

AR# 54845
创建日期 03/08/2013
Last Updated 12/02/2013
状态 Active
Type 已知问题
器件
  • Virtex-7
  • Kintex-7
  • Artix-7
  • Zynq-7000
IP
  • MIG 7 Series