UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 54940

When changing the Spartan-6 FIFO model timescale directives, the outputs of the model begin to contain glitches. Is this expected?

Description

When changing the Spartan-6 FPGA FIFO model timescale directives, the outputs of the model begin to contain glitches. Is this expected?

解决方案

The timescale directives of the simulation models are set to reflect the optimal simulation performance while maintaining the proper functional operation of the model. These directives should not be changed, as they can cause improper operation of the model. This is a simulation only issue, and does not affect the hardware operation of the design.

AR# 54940
创建日期 03/15/2013
Last Updated 05/31/2013
状态 Active
Type 综合文章