UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 54942

MIG 7 Series QDRII+ - ADDR_CTL_MAP parameter width incorrect when 4 addr/ctrl bytes used

Description

Version Found: v1.8
Version Resolved: See (Xilinx Answer 45195) and (Xilinx Answer 54025)

When 4 byte groups are used for address and control signals MIG assigns the incorrect vector size to the ADDR_CTL_MAP in the top level files. Only a 24-bit vector is used when 32 bits are required.

解决方案

The vector size is set up to only handle spreading address and control across 3 byte lanes but 4 is also acceptable.

To work around this issue, the width of the ADDR_CTL_MAP parameter needs to be increased to 32-bits and updated to match your byte and bit position within the top-level of your design (refer to UG586 for ADDR_CTL_MAP description):

parameter ADDR_CTL_MAP = 32'h00_00_12_13,

Note: This will only affect designs using a "Fixed Pin Out" as the Bank Selection page limits all address and control I/O into only 2 byte groups within the same bank.

Revision History
04/03/2013 - Initial release

链接问答记录

主要问答记录

Answer Number 问答标题 问题版本 已解决问题的版本
45195 MIG 7 Series - Release Notes and Known Issues for All ISE versions and Vivado 2012.4 and older tool versions N/A N/A
AR# 54942
创建日期 05/29/2015
Last Updated 03/27/2013
状态 Active
Type 已知问题
器件
  • Virtex-7
  • Kintex-7
  • Artix-7
  • Zynq-7000
IP
  • MIG 7 Series