UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 5510

M1.5 Trce, WARNING:bastw:169 - The pulse width for this signal is less than the minimum pulse-width

Description

Urgency : Standard

General Description:

The following warning/error occured when running trce on a

virtex design:

WARNING:bastw:169 - Pulse-width error at comp (mapped physical logic

cell) "ref_clk_77mhz" for signal "fpga_refclk". The pulse width for this

signal is less than the minimum pulse-width specification for the pin on

comp "ref_clk_77mhz" to which the signal is connected. The pulse

width for signal "fpga_refclk" was calculated from the following

constraint in the PCF file:

NET "fpga_refclk" PERIOD = 6.430 nS HIGH 3.220 nS ;

Datasheet v1.1 on the web p.25 states that the min. clock pulse

width for -5 device (Tch and Tcl) is 2.3 ns.

解决方案

The v1.1 datasheet on the web is outdated.

With the current speed file, Tch and Tcl for -5 is 3.312ns.

To get this information from the speed file, you can type the

following:

speedprint xcv300 -s 6

Look for Tch and Tcl value.

AR# 5510
创建日期 08/31/2007
Last Updated 01/18/2010
状态 Archive
Type 综合文章