UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 55351

AXI Bridge for PCI Express v1.06.a - Missing completion for Memory Read when configured as RC x4Gen2 on Zynq devices

描述

Version Found: v1.06.a
Version Resolved and other Known Issues: See (Xilinx Answer 44969)

When the AXI Bridge for PCI Express v1.06.a core is configured as x4Gen2 Root Complex for a Zynq device, the core does not send the corresponding CplD TLP in response to the read from the endpoint.

解决方案

This is a known issue and will be fixed in the next release of the core.

Note: "Version Found" refers to the version where the problem was first discovered. 该问题可能也出现于较早版本,但未对较早版本进行特定测试。

修订历史记录
04/03/2013——初始版本

链接问答记录

主要问答记录

Answer Number 问答标题 问题版本 已解决问题的版本
44969 AXI Bridge for PCI Express - Release Notes and Known Issues for All Versions up to ISE 14.7 N/A N/A
AR# 55351
日期 07/10/2013
状态 Active
Type 已知问题
IP
的页面