We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 5549

M1.5i Virtex Timing - Timing Engine incorrectly propagates PERIOD thru 2 CLKDLLs in Virtex.


General Description:

Using the Virtex DLL appnote, a 4x clock specification was

created. A NET PERIOD constraint was put on the clock pad

net. The PERIOD is adjusted through the first DLL correctly,

but is not adjusted for the second DLL. If gets the same value

as the first DLL.


A fix for this problem is included in the 1.5i Service Pack 2. For details

on this Service Pack see http://www.xilinx.com/techdocs/5887.htm

AR# 5549
日期 01/18/2010
状态 Archive
Type 综合文章