We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 55794

Vivado 2013.1 - Logic Debug - How do I connect to multiple ILA/VIO when there is more than one in the JTAG chain


Is it possible to use Vivado Logic Debug, and the VIO cores on two devices in the JTAG chain simultaneously? Currently, in 2013.1 it is not possible to connect simultaneously to multiple devices ILA's and VIO's in one instance of the GUI. This is possible using two GUI instances, as shown in the directions below.


The following solution has been tested to work with two devices. This requires the user to run two instances of Vivado tools. For my example, use two different devices (Kintex-7 and Artix-7). However, this should work with the supported 7 series devices.

1. Open Vivado(1)
2. Open Project(1)
3. Open the hardware session at port 60001
4. Program the Kintex-7 FPGA first
5. Leave Vivado(1) running in background and open up another instance Vivado(2)
6. Open Project(2)
7. Open the hardware session at port 60002
8. Program the Artix-7 FPGA (make sure to assign the Artix-7 ltx if it is not pulled in automatically)

In this example you can only use the debug cores for the Kintex-7 FPGA in Vivado(1), likewise you can only use the Artix-7 FPGA debug cores in Vivado(2). The device you programed first is the device locked to that particular hardware session. This is planned to be fixed in Vivado Design Suite 2013.2.

AR# 55794
日期 06/04/2013
状态 Active
Type 综合文章
  • Vivado Design Suite