UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 55937

MIG 7 Series RLDRAM3 - initialization update to prevent data failures in hardware

描述

Version Found: v1.9
Version Resolved: See (Xilinx Answer 45195) and (Xilinx Answer 54025)

In some MIG 7 Series RLDRAM3 designs, data failures (or lack of data) can occur after reset and calibration has completed.

The failure rate seen can vary but has been seen to be as low as 1 out of 20,000 resets. 

解决方案

A new update to the RLDRAM3 initialization which holds the PHASER_IN in reset until the QK/QK# clocks are stable will prevent these data failures from occurring.

This issue has only been seen with RLDRAM3 devices but the update is also included for QDRII+ and RLDRAM II designs.

The ZIP file at the end of this answer record contains the updated RTL with instructions on how to apply the updates.

Revision History
05/07/2013 - Initial release

附件

文件名 文件大小 File Type
AR55937.zip 71 KB ZIP

链接问答记录

主要问答记录

Answer Number 问答标题 问题版本 已解决问题的版本
54025 MIG 7 Series - IP Release Notes and Known Issues for Vivado N/A N/A
AR# 55937
日期 01/26/2015
状态 Active
Type 已知问题
器件
IP
的页面