AR# 56057

描述

Version Found: v1.4
Version Resolved and other Known Issues: See (Xilinx Answer 47441)

The core might reply with an incorrect Device ID when reading the Device ID of the Virtex-7 FPGA Gen3 Integrated Block for PCI Express v1.4 core with a Configuration Read Request.

解决方案

The following reset signals coming out of pcie_init_ctrl_7vx.v are susceptible to glitches that could induce the core to return an incorrect Device ID:

reset_n_o           
pipe_reset_n_o      
mgmt_reset_n_o      
mgmt_sticky_reset_n_o

To work around this issue, modify pcie_init_ctrl_7vx.v file as described below:

FROM:

  assign reset_n_o                                = reg_reset_n_o;
  assign pipe_reset_n_o                     = reg_pipe_reset_n_o;
  assign mgmt_reset_n_o                  = reg_mgmt_reset_n_o;
  assign mgmt_sticky_reset_n_o      = reg_mgmt_sticky_reset_n_o

  reg                 regff_mgmt_reset_n_o = 1'b0;
  reg                 regff_mgmt_sticky_reset_n_o = 1'b0;
  reg                 regff_reset_n_o = 1'b0;
  reg                 regff_pipe_reset_n_o = 1'b0;
  

  // Register signals
  always @(posedge clk_i) begin
    regff_mgmt_reset_n_o                 <= reg_mgmt_reset_n_o;
    regff_mgmt_sticky_reset_n_o    <= reg_mgmt_sticky_reset_n_o;
    regff_pipe_reset_n_o                   <= reg_pipe_reset_n_o;
    regff_reset_n_o                             <= reg_reset_n_o;
   end
 
  assign reset_n_o                             = regff_reset_n_o;
  assign pipe_reset_n_o                   = regff_pipe_reset_n_o;
  assign mgmt_reset_n_o                = regff_mgmt_reset_n_o;
  assign mgmt_sticky_reset_n_o   = regff_mgmt_sticky_reset_n_o;

Note: "Version Found" refers to the version where the problem was first discovered. 该问题可能也出现于较早版本，但未对较早版本进行特定测试。

Revision History:
05/18/2013 - Initial Release

链接问答记录

主要问答记录