AR# 56231

MIG 7 Series DDR3/2 - In some instances, the MIG default pin-out will assign an empty address/ctrl byte group

描述

Version Found: MIG 7 Series v1.6
Version Resolved: See (Xilinx Answer 54025)

In some configurations, MIG 7 Series assigns an Address/Ctrl group to a byte lane with no signals in it. 

For example, MIG 7 Series may assign Address/Ctrl 0-2 and DQ[0-7] in one bank, and then DQ[8-15] in another where Address/Ctrl0 has no signals. 

In this case, an interface that should fit into one bank gets split into two.  

MIG should never assign a byte group with no signals.  

This will be resolved in a future release.  Please see the following manual work around.

解决方案

This can be manually worked around by unassigning the empty byte group. 

In the example above, Address/Ctrl-0 can be unassigned and then the second data byte can be moved into that bank to contain the interface in a single bank. 

链接问答记录

主要问答记录

Answer Number 问答标题 问题版本 已解决问题的版本
54025 MIG 7 Series - IP Release Notes and Known Issues for Vivado N/A N/A
AR# 56231
日期 04/15/2014
状态 Active
Type 已知问题
器件
IP