UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 56695

Virtex-7 FPGA Connectivity Kit - SODIMM pinout

描述

In the VC709 schematic, Rev 1.0, I see the SODIMM B on page 14 has 225 pins.  However, the actual DDR3 SODIMM itself only has 204 pins.
Why are there "extra" pins on the schematic, and what is their function?

解决方案

The DDR3 SODIMMs specified on the 7 series evaluation kits (including the VC709) are JEDEC 204 Pin SODIMM compliant.
However, we also have two extra pins defined as mounting TABs (described by the SODIMM Connector Data Sheet) and 18 pins for the SODIMM EMI cage / shield which are required for EMI mitigation during CE testing.

Per the schematics symbol, the extra pins are assigned as pins 205 - 225 (two as TABx and 18 as SHLDx) as shown below:

链接问答记录

主要问答记录

Answer Number 问答标题 问题版本 已解决问题的版本
51901 Virtex-7 FPGA VC709 连接套件 — 已知问题与版本说明的主要答复记录 N/A N/A
AR# 56695
日期 07/05/2013
状态 Active
Type 综合文章
Boards & Kits
的页面