UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

的页面

AR# 5712

SYNPLIFY - "xcmap.c: Error: primitive view:PrimLib.z(prim) not handled yet"

Description

Keywords: Synplify

Urgency: Standard

General Description: When synthesizing through Synplify, the following
error "xcmap.c: Error: primitive view:PrimLib.z(prim) not handled yet" is
reported.

This is an obscure error message that indicates an user error.
The error occurs if the top-level is defined as a black-box and is not
declared anywhere else as a submodule.

解决方案

Synplify compiles the last module as the top level module for Verilog.
For VHDL, the last entity/architecture in the last file is the top level.
The user should look at the "Source Files" list or the top. Please
see (Xilinx Solution 1061). Does the last file listed contain the top level
module or entity/architecture pair?
AR# 5712
日期 08/28/2001
状态 Archive
Type 综合文章