UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 57342

Virtex-7 FPGA Gen3 Integrated Block for PCI Express core SRIOV Example Design Simulation

描述

This answer record describes required modification to the Virtex-7 FPGA Gen3 Integrated Block for PCI Express core Example Design to simulate SRIOV by reading and writing to the confugration space of PFs and VFs, in a downloadable PDF to enhance its usability.

Answer records are Web-based content that are frequently updated as new information becomes available. Please visit this answer record periodically to obtain the latest version of the PDF.

解决方案

Single Root I/O Virtualization (SR-IOV) is a mechanism defined by PCI-SIG that allows a single Physical PCIe device to be multiple PCIe devices. This is realized with Physical Function (PF) and Virtual Function (VF). PF is a full-fledged PCIe entity with its own entire PCIe configuration space whereas VF is a subset of a PF and contains minimal configuration space definition.

The simulation will run into an error message when simulating the out-of-the-box example design with the Virtex-7 FPGA Gen3 Integrated Block for PCI Express core configured for SRIOV. It is because the current example design simulation testbench (v2.1) does not support SRIOV. This document describes in detail the modification required in the example design test bench to be able to read and write configuration space of the configured PFs and VFs.

附件

链接问答记录

主要问答记录

Answer Number 问答标题 问题版本 已解决问题的版本
56802 Xilinx PCI Express Long Form Answer Records N/A N/A
AR# 57342
日期 11/12/2013
状态 Active
Type 综合文章
IP
的页面