UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 57836

LogiCORE IP DisplayPort v4.1 - Why is the Link Rate wrong when simulating with Cadence IUS 12.2-S016?

描述

Why is the Link Rate wrong when simulating with Cadence IUS 12.2-S016?

解决方案

This is a known Issue when Simulating the DisplayPort v4.1 core with Cadence IUS 12.2-S016.

You can work around this by using another simulation tool, such as the Vivado Simulator.

AR# 57836
日期 10/08/2013
状态 Archive
Type 综合文章
IP
  • DisplayPort
的页面