UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 58307

MIG 7series - IPI block design Interrupt signal direction is incorrect

描述

Version Found: MIG 7 Series v1.9
Version Resolved: See (Xilinx Answer 54025)

With ECC enabled, MIG has a signal named Interrupt which should be output as per UG586

However, in the IPI GUI the Interrupt signal is incorrectly defined as an input which prevents users from connecting the interrupt to the IRQ_F2P input of ZYNQ.

解决方案

This issue only arises with IPI designs.

As the RTL is correct, you can work around this by packaging the IP catalogue MIG and bringing it into IPI as a custom IP. 


Another option is to edit the <project>.srcs/sources_1/bd/<block diagram>/ip/<block diagram>_mig_7series_0_0/<block diagram>_mig_7series_0_0.xml file and change the lines below:

  <spirit:name>interrupt</spirit:name>

  <spirit:wire>

  <spirit:direction>in</spirit:direction>

to

  <spirit:name>interrupt</spirit:name>

   <spirit:wire>

  <spirit:direction>out</spirit:direction>

The interrupt input will then change to an output in the GUI.

Revision History

11/24/2014 - Initial Release


链接问答记录

主要问答记录

Answer Number 问答标题 问题版本 已解决问题的版本
54025 MIG 7 Series - IP Release Notes and Known Issues for Vivado N/A N/A
AR# 58307
日期 11/26/2014
状态 Active
Type 已知问题
器件
Tools
IP
的页面