UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 58634

MIG 7 Series - All VHDL designs fail VCS simulations

描述

Version Found: v2.0 Rev1
Version Resolved: See (Xilinx Answer 54025)

All MIG 7 Series VHDL designs fail simulations using VCS simulator due to a limitation with the way VCS maps VHDL generics to Verilog parameters.

解决方案

This issue is scheduled to be fixed in VCS 2014.03 (Beta) and going forward.

Revision History
12/18/2013 - Initial release

AR# 58634
日期 12/06/2013
状态 Active
Type 已知问题
器件
IP
的页面