UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 58894

MIG 7 Series DDR3 - IP generation error message occurs for an 8Gb part

描述

Version Found: MIG 7 Series v2.0 Rev 2
Version Resolved: See (Xilinx Answer 54025)

The following error may be seen when selecting a MIG 7 Series DDR3 8Gb part in the standalone IP flow in the Vivado tool:

ERROR: [IP_Flow 19-3458] Validation failed for parameter 'AXI Addr Width (C_S_AXI_ADDR_WIDTH)' for IP 'my_mig'. Value '33' is out of the range (1,32)

解决方案

This error can be safely ignored as the IP is still correctly generated.

This issue only affects IP generation through the IP Catalog and not in IP Integrator flow.

Revision History
12/18/2013 - Initial release

链接问答记录

主要问答记录

Answer Number 问答标题 问题版本 已解决问题的版本
54025 MIG 7 Series - IP Release Notes and Known Issues for Vivado N/A N/A
AR# 58894
日期 12/19/2013
状态 Active
Type 已知问题
器件
IP
的页面