UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 58996

System Generator for DSP 13.4 to 14.7 - Why does the %full flag always stay at zero when simulating the First Word Fall Through (FWFT) FIFO in Simulink?

描述

Why does the %full flag always stay at zero when simulating the First Word Fall Through (FWFT) FIFO in Simulink?

解决方案

This is a known problem with the FIFO when the FWFT option is enabled. The hardware will work correctly, as will the HDL simulation.

You can work around this issue by generating a synchronous FIFO with FWFT enabled in the CORE Generator tool, then bringing it into System Generator for DSP as a blackbox.

Information on how to bring a core into System Generator for DSP as a blackbox can be found in the System Generator for DSP User Guide (UG639), under the Blackbox example:
http://www.xilinx.com/support/documentation/sw_manuals/xilinx14_7/sysgen_gs.pdf

链接问答记录

主要问答记录

AR# 58996
日期 01/08/2014
状态 Active
Type 综合文章
Tools
IP
的页面