UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 59494

LogiCORE IP Defective Pixel Correction v7.0 - No video passes through when debug features are enabled

描述

I am trying to use the Defective Pixel Correction core in my video pipeline.

I have the debug features disabled.

When the core is set to bypass mode, video comes through with no issues.

When I enable the core, the video pipeline stalls.

Using Vivado Logic Analyzer, I see that the output tlast signal does not have proper timing.

What is the cause of this?

解决方案

This is a known issue discovered in v7.0 of the core when the debug features are enabled.

The current workaround is to disable the debug features when you generate the core.

This will be resolved in a future version of the core.

链接问答记录

主要问答记录

Answer Number 问答标题 问题版本 已解决问题的版本
54521 LogiCORE IP Defective Pixel Correction - Release Notes and Known Issues for Vivado 2013.1 and newer tool versions N/A N/A
AR# 59494
日期 09/09/2014
状态 Active
Type 综合文章
IP
  • Defective Pixel Correction
的页面