AR# 6037

4.1i CORE Generator, MTI, VHDL - What MTI commands are required to analyze/compile the CORE Generator VHDL models?

描述

Keywords: CORE Generator, COREGen, error, VHDL, get_models, compile, analyze

Urgency: Standard

General Description:
What ModelSim/VHDL commands are required to analyze/compile the CORE Generator VHDL models (when extracted using the "get_models" utility)?

解决方案

As documented in CORE Generator User Guide, the ModelSim commands that are needed to analyze the models are:

vlib xilinxcorelib
vmap xilinxcorelib ./xilinxcorelib

vcom -work xilinxcorelib <path_to_XilinxCoreLib_SOURCE_FILE_DIRECTORY>/<name_of_vhd_file>

For example:

vlib xilinxcorelib
vmap xilinxcorelib ./xilinxcorelib

vcom -work xilinxcorelib /tools/xilinx/vhdl/src/XilinxCoreLib/prims_constants.vhd

Please refer to (Xilinx Answer 6250) for information on the order in which the models must be compiled.

本答复记录是否对您有帮助？

AR# 6037
日期	10/09/2003
状态	Archive
Type	综合文章

的页面

AR# 6037

4.1i CORE Generator, MTI, VHDL - What MTI commands are required to analyze/compile the CORE Generator VHDL models?

描述

解决方案

应用

产品

开发者专区

技术支持

关于 Xilinx