We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 60372

AXI Bridge for PCI Express v2.3 - What is the frequency of axi_aclk_out clock in Gen1x1 configuration?


In the product guide for the AXI Bridge for PCI Express v2.3 core, the axi_aclk_out is given as 125Mhz.

Is the frequency of this clock the same in Gen1x1 configuration?


The frequency of axi_aclk_out in Gen1x1 configuration is 62.5Mhz.

For all other configurations, it is 125Mhz.

This information will be added to the product guide for the next release of the core.

Revision History:
04/28/2014 - Initial Release

AR# 60372
日期 06/18/2014
状态 Active
Type 综合文章