UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 60697

Can userclk and userclk2 be connected to different buffers?

描述

Can userclk and userclk2 be connected to different buffers?

For example, BUFG for userclk2 and BUFH for userclk.

解决方案

userclk and userclk2 should not be connected to different buffers.
 
This is because userclk2 and userclk have the same phase requirement, as described in UG476:

"RXUSRCLK and RXUSRCLK2 must be positive-edge aligned, with as little skew as possible between them. As a result, low-skew clock resources (BUFGs and BUFRs)
should be used to drive RXUSRCLK and RXUSRCLK2." 

The tested and approved configurations of the clocking are shown in the Users Guide.
AR# 60697
日期 09/16/2014
状态 Active
Type 综合文章
器件
的页面