UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 60951

UltraScale RLDRAM3/QDRII+ - Timing failure from XiPHY to riu_clk

描述

Version Found: RLDRAM3 v5.0 (Rev. 1), QDRII+ v5.0 (Rev .1)

Version Resolved: See (Xilinx Answer 69037) for RLDRAM3, See (Xilinx Answer 69038) for QDRII+

The following path can fail timing for MIG UltraScale RLDRAM3 and QDRII+ designs as a result of a long route delay.


Slack (VIOLATED) :        -0.206ns  (required time - arrival time)
  Source:                 u_SN66_virtexuQDRIIPLUS_vlog_475MHz_vivado/inst/u_qdriip_phy/phycal/phy/byteWrap[1].u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by TX_BIT_CTRL_OUT[26]  {rise@0.000ns fall@2.101ns period=4.202ns})
  Destination:            u_SN66_virtexuQDRIIPLUS_vlog_475MHz_vivado/inst/u_qdriip_phy/phycal/cal/caladdrdecode/riu2clb_rd_data_riu_r_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by riu_clk  {rise@0.000ns fall@4.202ns period=8.404ns})
  Path Group:             riu_clk
  Path Type:              Setup (Max at Slow Process Corner)

解决方案

If this exact path fails timing please open a Service Request with Xilinx Technical Support.

Revision History:

06/04/2014 - Initial Release

链接问答记录

主要问答记录

Answer Number 问答标题 问题版本 已解决问题的版本
69037 UltraScale/UltraScale+ RLDRAM3 - Release Notes and Known Issues N/A N/A
69038 UltraScale/UltraScale+ QDRII+ - Release Notes and Known Issues N/A N/A
AR# 60951
日期 12/15/2017
状态 Active
Type 已知问题
器件
Tools
IP
的页面