You are using a deprecated Browser. Internet Explorer is no longer supported by Xilinx.
v3.1 - 7 Series FPGAs Transceivers Wizard - simulation fails if both LPM mode and Near-end PMA Loopback are selected at the same time.
Simulation will fail if both LPM mode and Near-end PMA Loopback are selected at the same time.
When LOOPBACK is set to 3'b010 and RXLPMEN is 1'b1, RXDATA will be "0" in simulation.
RXDATA is correct in DFE mode or in Near-end PCS mode.
The workaround is to use Near-end PCS mode instead of Near-end PMA mode in simulation.
This issue is scheduled to be fixed in a future release.
Note: The "Version Found" column lists the version the problem was first discovered.
The problem also exists in earlier versions, but no specific testing has been performed to verify earlier versions.
This is an issues with latency of the core.
- 7 Series FPGAs Transceivers Wizard