UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 61521

MIG 7 Series - cannot generate data width greater than 8-bits for CSG325 packages

描述

Version Found: MIG 7 Series v2.1 
Version Resolved: See (Xilinx Answer 54025)

MIG does not allow interfaces wider than 8 bits when targeting CSG325 packages.

This is incorrect as it is possible to place up to 32-bit wide interfaces in the CSG325 packages.

解决方案

To enable MIG to support up to 32-bit wide data interfaces when targeting CSG325 packages the attached tactical patch must be installed. 

Please follow the instructions below to ensure that the tactical patch is installed properly:
  • Install the patch by extracting the contents of AR61521.zip to the 2014.2 Vivado install directory (i.e. C:\Xilinx\Vivado\2014.2\).

Revision History:
08/04/2014 - Initial Release

附件

文件名 文件大小 File Type
AR61521.zip 29 KB ZIP
AR# 61521
日期 09/23/2014
状态 Active
Type 已知问题
器件
IP
的页面