UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 61627

UltraScale RLDRAM3 - data mask does not work for RLDRAM3 designs

描述

Version Found: RLDRAM3 v5.0 (Rev. 1)

Version Resolved: See (Xilinx Answer 69037)

Data mask does not currently work for MIG UltraScale RLDRAM3 designs because it is incorrectly tied to GND inside the IP.

解决方案

In order for data mask to work properly, the following HDL change is required:

Open rld3_default_0_mig.sv and modify line 487:

  • Old:
         .user_wr_dm               ({APP_MASK_WIDTH{1'b0}}),
  • New:
         .user_wr_dm               (c0_rld3_user_wr_dm), //({APP_MASK_WIDTH{1'b0}}),

Revision History:

07/25/2014 - Initial Release

链接问答记录

主要问答记录

Answer Number 问答标题 问题版本 已解决问题的版本
69037 UltraScale/UltraScale+ RLDRAM3 - Release Notes and Known Issues N/A N/A
AR# 61627
日期 12/19/2017
状态 Active
Type 已知问题
器件
Tools
IP
的页面