UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 61683

LogiCORE IP DisplayPort v4.2 (Rev.1) - Why do I receive a Name Protected error when using Cadence IUS for simulation?

描述

The following "Name Protected" error is received when using Cadence IUS for simulation:

ncelab: *F,GENPAR: VHDL generic {*Name Protected*}.{*Name Protected*} displayport_v4_2_rx_vid_fifo.vhd: line 249, position 17) and verilog parameter being overridden {*Name Protected*}.{*Name Pr otected*} fifo_generator_v11_0.v: line -1, po sition -1) are not type compatible.

解决方案

This will be resolved in DisplayPort v4.2 (Rev. 2) in Vivado 2014.2.

Cadence IUS users can work around this by using the namemap_mixgen option for IUS elaboration.

链接问答记录

主要问答记录

Answer Number 问答标题 问题版本 已解决问题的版本
54522 LogiCORE IP DisplayPort -面向 Vivado 2013.1 和更新工具版本的版本说明和已知问题 N/A N/A
AR# 61683
日期 08/05/2014
状态 Archive
Type 综合文章
IP
  • DisplayPort
的页面