UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 61684

LogiCORE IP Video Timing Controller v6.0 - Why does the VTC lock signal remain asserted when the video clock is removed?

描述

Why does the VTC lock signal remain asserted when the video clock is removed?

解决方案

When the video clock (clk) is lost then the VTC stops updating all of the registers.

To work around this users can use a clock mux to switch to another clock when the video clock (clk) is lost.

链接问答记录

主要问答记录

Answer Number 问答标题 问题版本 已解决问题的版本
54541 LogiCORE IP Video Timing Controller - Release Notes and Known Issues for Vivado 2013.1 and newer tool versions N/A N/A
AR# 61684
日期 08/12/2014
状态 Active
Type 综合文章
IP
的页面