UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 61933

PG066 (v5.2) - Description of SYNC~ behavior in Figure 3-8 is incorrect

描述

In (PG066), the JESD204 v5.2 LogiCORE IP Product Guide, Figure 3-8 describes Deterministic Latency across the JESD204B Link.





Figure 3-8 shows SYNC~ going high before the transmit device starts transmitting, while the text describing this states "SYNC~ signal going Low". 

Which is correct?

解决方案

SYNC~ is an active low synchronization request signal, therefore it is deasserted by going high.

The text describing SYNC~ behavior on page 54 of (PG066) v5.2 should state:

"When the transmit device detects the SYNC~ signal going High, it waits until the next LMFC crossing and starts transmitting data."

(PG066) v6.0 includes this updated accurate description.

链接问答记录

主要问答记录

Answer Number 问答标题 问题版本 已解决问题的版本
54480 LogiCORE IP JESD204 - Release Notes and Known Issues for Vivado 2013.1 and newer tools N/A N/A
AR# 61933
日期 04/05/2019
状态 Active
Type 综合文章
器件
的页面