We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 62049

2014.2 - Vivado Logic Debug - ERROR: [Place 30-188] UnBuffered I/O's


In non-project mode, when the ILA is synthesized in OOC mode, the synthesized design does not include the OBUF.

FDRE output is directly connected to the output port without any OBUF.
As a result, place_design fails with the following Error:

ERROR: [Place 30-188] UnBuffered IOs: dout has following unbuffered src : count_reg[7](FDRE)
ERROR: [Place 30-389] IO port 'dout' does not have an associated buffer


To work around this issue use the non-OOC flow.

This issue is fixed in the 2014.3 release of Vivado.
AR# 62049
日期 09/26/2014
状态 Active
Type 综合文章