We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 62072

Ethernet 1000BASE-X PCS/PMA or SGMII - UltraScale - SGMII over LVDS – Synchronization intermittently lost


Errors are seen on Rx data de-serialization that result in intermittent data loss or loss of synchronization.   



The source of the simulation disparity and "not in table" errors is monitor logic that has been enabled but is not actually being used by the core.   

As a result, monitor pulses are inserted into the core, disrupting the normal functioning of the core. 

Tying the "enable_monitor" low disables this function and makes the core simulate and function correctly. 


In the core_name_c2p_serdes_1_to_10_ser8.v/vhd file, enable_monitor is set to 1.

This should be set to 0:

core_name_c2p_delay_controller_wrap # (

                .S                                            (4))

                .m_datain                           (mdataout),

                .s_datain                             (sdataout),




           .enable_monitor                              (1'b0),

AR# 62072
日期 05/05/2015
状态 Active
Type 综合文章
  • Ethernet 1000BASE-X PCS/PMA or SGMII