UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 62096

2014.2 SysGen - Too many clocks generated in a multi-clock domain design

描述

I am following the guidelines in UG897 for creating a design that has multiple distinct clock domains in a single System Generator model.

However, the generated design is not behaving correctly.

I have discovered that Sysgen is generating three clock domains instead of just the two that I expected.

Is this a known issue?

解决方案

This occurs under certain conditions in 2014.2 but is resolved in the 2014.3 release.

Please update to 2014.3 or later.
AR# 62096
日期 10/08/2014
状态 Active
Type 综合文章
Tools
  • Vivado Design Suite - 2014.2
  • System Generator for DSP
的页面