UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 62338

Soft Error Mitigation - Reccommendation on use of BUFGCE for clocking SEM IP

描述

This Answer Record describes how BUFGCE can be useful in operating the SEM IP safely.

解决方案

A BUFGCE can be used with the SEM controller clock for a variety of purposes:

  • When clock management (PLL,DCM or MMCM) is used, a BUFGCE should be used to suppress the clock toggling to the SEM controller until the clock is stable and the PLL/DCM lock is achieved.
     
  • A BUFGCE may be used to disable or delay start-up of the SEM IP during debug.
    With the CE pin initially disabled, the BUFGCE will suppress the clock toggling to the SEM controller.
    The CE pin may be enabled programmatically at run-time by the system to start up the SEM IP.
    Alternatively, the icap_grant input to the SEM IP may be used to achieve the same purpose without disabling the clock.

链接问答记录

主要问答记录

Answer Number 问答标题 问题版本 已解决问题的版本
54642 Soft Error Mitigation IP Core - Release Notes and Known Issues for Vivado 2013.1 and newer tool versions N/A N/A
AR# 62338
日期 10/15/2014
状态 Active
Type 综合文章
器件
  • Artix-7
  • Kintex-7
  • Virtex-6
  • More
  • Virtex-7
  • Spartan-6
  • Less
IP
  • Soft Error Mitigation
的页面