UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 62548

My GTY/GTH refclk output is not toggling

描述

In Vivado 2014.3 and earlier versions, when the refclk output is used it can flatline in certain situations.

解决方案

If the rxoutclk is not driven by the recovered clock, the software currently does not set RX_PROGDIV_CFG (it leaves it at 0.0).

If this happens the refclk output will be flatlined. To fix this, set the RX_PRODIV_CFG to the divider value you would like.


Please refer to the definition of RX_PROGDIV_CFG in the GT user guides. The RX_PROGDIV_CFG would normally be equal to the internal_datawidth but can be set to any of the valid settings outlined in the user guide.


Although the problem is fixed in the 2014.4 release, you will need to rerun the GT Wizard for the fix to take effect.


The OBUFDS_GTE3 is not involved in this problem as the signal is not toggling when it leaves the GT.

AR# 62548
日期 03/22/2016
状态 Active
Type 综合文章
器件
的页面