AR# 63212

Ten Gigabit Ethernet MAC - v14.0 Rev.1 - Potential lock up issue with receive AXI-stream FIFO

描述

The 10G MAC example design RX FIFO can enter a state where it is full but data cannot be read out. 

解决方案

To work around this issue, remove wr_axis_tvalid from the wr_fifo_full equation below:

Change:

            -- We hold the full signal until the end of frame reception to guarantee that this
            -- frame will be dropped
            elsif (WR_FLOW_CTRL or wr_axis_tlast='1' or wr_axis_tvalid='0') then
               wr_fifo_full            <= '0';


To:

            -- We hold the full signal until the end of frame reception to guarantee that this
            -- frame will be dropped
            elsif (WR_FLOW_CTRL or wr_axis_tlast='1' ) then
               wr_fifo_full            <= '0';


AR# 63212
日期 01/28/2015
状态 Active
Type 综合文章
IP