You are using a deprecated Browser. Internet Explorer is no longer supported by Xilinx.
2.1i FPGA Editor - There is no busy signal cursor while the probe is routed.
Keywords: busy, cursor, probe, routed
When the "probe" feature is routing the request, the cursor looks like the normal cursor and not the expected "busy" cursor.
It is working; simply wait for the command line window to tell you when it is done.
This will be fixed in a future software release or service pack.