UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 6358

2.1i: Floorplanner (4kxl): ERROR:x4kma:387 - Unable to obey design constraints which require...

Description

Keywords: error, floorplanner, x4kma, obey, design constraints, 4kxl

Urgency: Standard

General Description:
After placing several components or 'Replace All with Placement'
in Floorplanner, then running map, the following errors occur for
4000xl, while packing:

ERROR:x4kma:387 - Unable to obey design constraints which
require the combination of the following symbols into a single
CLB:
ADD32 symbol "I$2"
ADD32 symbol "I$2"

OR

ERROR:x4kma:387 - Unable to obey design constraints
which require the combination of the following symbols
into a single CLB:
FDCE Symbol .....
FDCE Symbol .....
FDCE symbol .....

解决方案

1

The mapper can create replicated logic for a design for several
reason, but that replicated logic being placed in floorplanner
with carry logic is not supported in map. In this case, the
symbols shared teh same LOC paramter.

This will be fixed in a future release.

2

the design has the same BLKNM on three FFs and that the
mapper is allowing this erroneous design to be processed
with only a warning in the first iteration - When the
floorplanner constraints are used to run map, the
floorplanner constraints are converted to LOCs and
since the LOC constraints must be obeyed, the design
errors out.

The solution is to modify the design so that no more
than two FFs have the same BLKNM.
AR# 6358
创建日期 08/31/2007
Last Updated 07/09/2001
状态 Archive
Type ??????