You are using a deprecated Browser. Internet Explorer is no longer supported by Xilinx.
LogiCORE IP Test Pattern Generator v6.0 - Slice range direction "to" does not match prefix slice direction "downto"
I am running a behavioral simulation of the TPG IP, but I am receiving the following error:
Slice range direction "to" does not match prefix slice direction "downto"
What is the problem?
How can I work around it?
This is a known issue for specific configurations of the core, discovered in Vivado 2014.2.
The issue has only been seen in behavioral simulation when using Vivado Simulator.
To work around it, do one of the following:
- Use another simulator
- Use post-synthesis simulation
- Back-annotate the behavioral simulation with the post-synthesis structural model for the TPG IP