UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 63787

UltraScale DDR3 - ERRORs in simulation are seen when using the Micron memory model for sg125 speed grade with CAS Latency = 9 and CAS Write Latency = 7

描述

Version Found: DDR3 v7.0

Version Resolved: See (Xilinx Answer 69036)

When simulating a MIG UltraScale DDR3 design using a Micron memory model targeting the sg125 speed grade with CAS Latency = 9 and CAS Write latency = 7, the following error message might be received:

# sim_tb_top.mem_model_x8.memRank[0].memModel[2].u_ddr3_x8.main: at time 6947904.0 ps ERROR: CAS Latency =           9 is illegal @tCK(avg) = 1500.220703
# sim_tb_top.mem_model_x8.memRank[0].memModel[2].u_ddr3_x8.main: at time 6947904.0 ps ERROR: CAS Latency =           9 is not valid when CAS Write Latency =           7

解决方案

According to the Micron data sheet for the sg125 speed grade, CAS Latency=9 and CAS Write Latency=7 is supported.

Please use the updated Micron Model.

Revision History:

04/01/2015 - Initial Release

链接问答记录

主要问答记录

Answer Number 问答标题 问题版本 已解决问题的版本
69036 UltraScale/UltraScale+ DDR3 - Release Notes and Known Issues N/A N/A
AR# 63787
日期 01/02/2018
状态 Active
Type 已知问题
器件
  • Kintex UltraScale
  • Virtex UltraScale
Tools
  • Vivado Design Suite - 2015.1
  • Vivado Design Suite - 2015.2
IP
  • MIG UltraScale
的页面