UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 640

FPGA Express 3.x: Expression is ambiguous (VSS-501)

Description

Keywords: Express, Foundation, FPGA, HEX, OCTAL, IEEE, convert, function
std_logic_vector, std_ulogic_vector, To_X01

Urgency: Standard

General Description:
FPGA Express no longer requires conversion functions to convert from
HEX or OCTAL values to std_logic_vectors. These functions are found
in the STD_LOGIC_1164 library and the previous requirements are
described in (Xilinx Solution 4376).

However, the use of these conversion functions will lead to a Synopsys
error when checking syntax:

Error L29/C0 : #0 Error: C:/path/mydesign.vhd line 29
Expression is ambiguous. (VSS-501)

This error is most frequently seen after having upgraded from
FPGA Express v2.x to v3.x.

解决方案

Remove the explicit call to the conversion function. For example:

dout <= to_stdlogicvector(X"F0");

should be edited to simply:

dout <= (X"F0");

The parenthesis are optional, but are okay to leave in. This
will allow users to globally search and replace the offending
conversion function. "To_X01" is another such conversion.
AR# 640
创建日期 09/20/1995
Last Updated 08/27/2001
状态 Archive
Type 综合文章