AR# 6413

3.1i FPGA Editor - When adding probes to Virtex, the banking information is required.

描述

Keywords: Bank, I/O, IO, pin, component, 2.1i

Urgency: Standard

General Description:
When I add a probe to a Virtex design, the I/O banking information is not used, and the particular I/O is left unchecked.

解决方案

To work around this, check the correct box for the particular IOB, depending upon the I/O standard that is in that bank.

This will be fixed in a future software release.
AR# 6413
日期 08/15/2002
状态 Archive
Type 综合文章